skip to main content
Language:
Results 1 2 3 4 5 next page
Show only
Refined by: subject: Technology remove Science Citation Index Expanded (Web of Science) remove
Result Number Material Type Add to My Shelf Action Record Details and Options
1
0–1 ILP-based run-time hierarchical energy optimization for heterogeneous cluster-based multi/many-core systems
0–1 ILP-based run-time hierarchical energy optimization for heterogeneous cluster-based multi/many-core systems
Material Type:
Article 		Add to e-Shelf

0–1 ILP-based run-time hierarchical energy optimization for heterogeneous cluster-based multi/many-core systems

Yang, Simei ; Le Nours, Sébastien ; Mendez Real, Maria ; Pillement, Sébastien

Journal of systems architecture, 2021-06, Vol.116, p.102035, Article 102035 [Peer Reviewed Journal]

Elsevier B.V

Full text available

Citations Cited by
2
0.13-μm 32-Mb/64-Mb embedded DRAM core with high efficient redundancy and enhanced testability
0.13-μm 32-Mb/64-Mb embedded DRAM core with high efficient redundancy and enhanced testability
Material Type:
Article 		Add to e-Shelf

0.13-μm 32-Mb/64-Mb embedded DRAM core with high efficient redundancy and enhanced testability

Kikukawa, H. ; Tomishima, S. ; Tsuji, T. ; Kawasaki, T. ; Sakamoto, S. ; Ishikawa, M. ; Abe, W. ; Tanizaki, H. ; Kato, H. ; Uchikoba, T. ; Inokuchi, T. ; Senoh, M. ; Fukushima, Y. ; Nirro, M. ; Maruta, M. ; Shibayama, A. ; Ooishi, T. ; Takahashi, K. ; Hidaka, H.

IEEE journal of solid-state circuits, 2002-07, Vol.37 (7), p.932-940 [Peer Reviewed Journal]

Full text available

Citations Cited by
3
A 0.004% resolution & SAT<1.8 μson-chip adaptive anti-aging system using cuckoo intelligence-based algorithm in 65 nm CMOS
A 0.004% resolution & SAT<1.8 μson-chip adaptive anti-aging system using cuckoo intelligence-based algorithm in 65 nm CMOS
Material Type:
Article 		Add to e-Shelf

A 0.004% resolution & SAT<1.8 μson-chip adaptive anti-aging system using cuckoo intelligence-based algorithm in 65 nm CMOS

Zhang, Yuejun ; Zhang, Haiming ; Wang, Pengjun ; Wu, Qiufeng ; Li, Gang

Integration (Amsterdam), 2021-05, Vol.78, p.135-143 [Peer Reviewed Journal]

Amsterdam: Elsevier B.V

Full text available

Citations Cited by
4
A 0.0043-mm2 0.085-&#956;W/MHz Relaxation Oscillator Using Charge-Prestored Asymmetric Swings R-RC Network
A 0.0043-mm2 0.085-&#956;W/MHz Relaxation Oscillator Using Charge-Prestored Asymmetric Swings R-RC Network
Material Type:
Article 		Add to e-Shelf

A 0.0043-mm2 0.085-μW/MHz Relaxation Oscillator Using Charge-Prestored Asymmetric Swings R-RC Network

Wei, Yuchen ; Yang, Shiheng ; Liu, Yueduo ; Bao, Rongxin ; Zhu, Zihao ; Lin, Jiahui ; Zhang, Zehao ; Chen, Yong ; Yin, Jun ; Mak, Pui-In ; Li, Qiang

IEEE transactions on very large scale integration (VLSI) systems, 2023-08, Vol.31 (8), p.1248-1252 [Peer Reviewed Journal]

New York: IEEE

Full text available

Citations Cited by
5
A 0.015-mm ^} Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology
A 0.015-mm ^} Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology
Material Type:
Article 		Add to e-Shelf

A 0.015-mm ^} Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology

Jeong, Gyu-Seob ; Kim, Wooseok ; Park, Jaejin ; Kim, Taeik ; Park, Hojin ; Jeong, Deog-Kyoon

IEEE transactions on circuits and systems. II, Express briefs, 2017-06, Vol.64 (6), p.655-659 [Peer Reviewed Journal]

New York: IEEE

Full text available

Citations Cited by
6
A 0.016 mV/mA Cross-Regulation 5-Output SIMO DC-DC Buck Converter Using Output-Voltage-Aware Charge Control Scheme
A 0.016 mV/mA Cross-Regulation 5-Output SIMO DC-DC Buck Converter Using Output-Voltage-Aware Charge Control Scheme
Material Type:
Article 		Add to e-Shelf

A 0.016 mV/mA Cross-Regulation 5-Output SIMO DC-DC Buck Converter Using Output-Voltage-Aware Charge Control Scheme

Ngoc-Son Pham ; Taegeun Yoo ; Kim, Tony Tae-Hyoung ; Chan-Gun Lee ; Kwang-Hyun Baek

IEEE transactions on power electronics, 2018-11, Vol.33 (11), p.9619-9630 [Peer Reviewed Journal]

New York: IEEE

Full text available

Citations Cited by
7
A 0.07 mm[Formula Omitted] Asynchronous Logic CMOS Pulsed Receiver Based on Radio Events Self-Synchronization
A 0.07 mm[Formula Omitted] Asynchronous Logic CMOS Pulsed Receiver Based on Radio Events Self-Synchronization
Material Type:
Article 		Add to e-Shelf

A 0.07 mm[Formula Omitted] Asynchronous Logic CMOS Pulsed Receiver Based on Radio Events Self-Synchronization

Crepaldi, Marco ; Macis, Silvia ; Ros, Paolo Motto ; Demarchi, Danilo

IEEE transactions on circuits and systems. I, Regular papers, 2014-03, Vol.61 (3), p.750 [Peer Reviewed Journal]

New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)

Full text available

Citations Cited by
8
A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS
A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS
Material Type:
Article 		Add to e-Shelf

A 0.1-2-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS

Raja, Immanuel ; Khatri, Vishal ; Zahir, Zaira ; Banerjee, Gaurab

IEEE transactions on very large scale integration (VLSI) systems, 2017-03, Vol.25 (3), p.1044-1053 [Peer Reviewed Journal]

IEEE

Full text available

Citations Cited by
9
A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS
A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS
Material Type:
Article 		Add to e-Shelf

A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS

Raja, Immanuel ; Banerjee, Gaurab ; Zeidan, Mohamad A. ; Abraham, Jacob A.

IEEE transactions on very large scale integration (VLSI) systems, 2016-05, Vol.24 (5), p.1975-1983 [Peer Reviewed Journal]

New York: IEEE

Full text available

Citations Cited by
10
A 0.1&#8211;4&#160;GHz SDR receiver with reconfigurable 10&#8211;100&#160;MHz signal bandwidth in 65&#160;nm CMOS
A 0.1&#8211;4&#160;GHz SDR receiver with reconfigurable 10&#8211;100&#160;MHz signal bandwidth in 65&#160;nm CMOS
Material Type:
Article 		Add to e-Shelf

A 0.1–4 GHz SDR receiver with reconfigurable 10–100 MHz signal bandwidth in 65 nm CMOS

Zhang, Xinwang ; Chi, Baoyong ; Cao, Meng ; Fu, Ling ; Xia, Zhaokang ; Yin, Yun ; Feng, Hongxing ; Zhang, Xing ; Chiang, Patrick ; Wang, Zhihua

Analog integrated circuits and signal processing, 2013-12, Vol.77 (3), p.567-582 [Peer Reviewed Journal]

Boston: Springer US

Full text available

Citations Cited by
Results 1 2 3 4 5 next page

Personalize your results

  1. Edit

Refine Search Results

Expand My Results

  1.   

Show only

  1. Peer-reviewed Journals (186,456)

Refine My Results

Resource Type 

  1. Articles  (205,307)
  2. magazinearticle  (16,432)
  3. Conference Proceedings  (1,587)
  4. Book Chapters  (1,461)
  5. Reviews  (81)
  6. Books  (1)
  7. More options open sub menu

Creation Date 

From To
Refine
  1. Before1965  (1,940)
  2. 1965To1978  (7,063)
  3. 1979To1992  (19,216)
  4. 1993To2007  (52,756)
  5. After 2007  (143,944)
  6. More options open sub menu

Language 

  1. English  (224,844)
  2. Japanese  (22,052)
  3. Portuguese  (134)
  4. Spanish  (110)
  5. French  (97)
  6. German  (34)
  7. Chinese  (23)
  8. Norwegian  (21)
  9. Russian  (13)
  10. Korean  (8)
  11. Croatian  (4)
  12. Polish  (3)
  13. Welsh  (2)
  14. Swedish  (1)
  15. Danish  (1)
  16. Serbian  (1)
  17. Slovak  (1)
  18. More options open sub menu

  • Implemented by: ABCD-USP USP   Social Network Logos: Freepik

Searching Remote Databases, Please Wait

  • Searching for
  • inscope:(USP_VIDEOS),scope:("PRIMO"),scope:(USP_FISICO),scope:(USP_EREVISTAS),scope:(USP),scope:(USP_EBOOKS),scope:(USP_PRODUCAO),primo_central_multiple_fe
  • Show me what you have so far