skip to main content
Results 1 2 3 4 5 next page
Show only
Refined by: collection: ACM Digital Library Complete remove
Result Number Material Type Add to My Shelf Action Record Details and Options
1
0 to 50 in 4 years: CUIS at Boeing
Material Type:
Conference Proceeding
Add to e-Shelf

0 to 50 in 4 years: CUIS at Boeing

Neher, Kevin ; Worsech, Randy

CHI '97 Extended Abstracts on Human Factors in Computing Systems, 1997, p.85-86

New York, NY, USA: ACM

Full text available

2
0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI
Material Type:
Article
Add to e-Shelf

0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI

Watanabe, Takahiro ; Watanabe, Minoru

Computer architecture news, 2012-12, Vol.40 (5), p.82-86

Full text available

3
0.18μm CMOS and beyond
Material Type:
Conference Proceeding
Add to e-Shelf

0.18μm CMOS and beyond

Eaglesham, D. J. Irwin, Mary Jane

Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 1999, p.703-708

New York, NY, USA: ACM

Full text available

4
0.5 V CMOS logic delivering 200 million 88 bit multiplications/s at less than 100 fj based on a 50nm T-gate SOI technology
Material Type:
Conference Proceeding
Add to e-Shelf

0.5 V CMOS logic delivering 200 million 88 bit multiplications/s at less than 100 fj based on a 50nm T-gate SOI technology

Dudek, Volker ; Grube, Reinhard ; Höfflinger, Bernd ; Schau, Michael

International Symposium on Low Power Electronics and Design: Proceedings of the 1998 international symposium on Low power electronics and design; 10-12 Aug. 1998, 1998, p.103-105

New York, NY, USA: ACM

Full text available

5
0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM
Material Type:
Conference Proceeding
Add to e-Shelf

0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM

Nakata, Yohei ; Okumura, Shunsuke ; Kawaguchi, Hiroshi ; Yoshimoto, Masahiko

2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), 2010, p.219-224

New York, NY, USA: ACM

Full text available

6
0.5V ±1.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme
Material Type:
Conference Proceeding
Add to e-Shelf

0.5V ±1.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme

Li, Simon C. ; Cha, Jimmy C.

International Symposium on Low Power Electronics and Design: Proceedings of the 2002 international symposium on Low power electronics and design; 12-14 Aug. 2002, 2002, p.227-232

New York, NY, USA: ACM

Full text available

7
A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology
Material Type:
Conference Proceeding
Add to e-Shelf

A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology

Plouchart, Jean-Olivier ; Kim, Jonghae ; Recoules, Hector ; Zamdmer, Noah ; Tan, Yue ; Sherony, Melanie ; Ray, Asit ; Wagner, Lawrence

International Symposium on Low Power Electronics and Design: Proceedings of the 2003 international symposium on Low power electronics and design; 25-27 Aug. 2003, 2003, p.440-442

New York, NY, USA: ACM

Full text available

8
A 0.13μm CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivity
Material Type:
Conference Proceeding
Add to e-Shelf

A 0.13μm CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivity

Li, Minghai ; Yuan, Fei

Proceedings of the 16th ACM Great Lakes symposium on VLSI, 2006, p.63-66

New York, NY, USA: ACM

Full text available

9
A 0.16pJ/bit recurrent neural network based PUF for enhanced machine learning attack resistance
Material Type:
Conference Proceeding
Add to e-Shelf

A 0.16pJ/bit recurrent neural network based PUF for enhanced machine learning attack resistance

Shah, Nimesh ; Alam, Manaar ; Sahoo, Durga Prasad ; Mukhopadhyay, Debdeep ; Basu, Arindam

Proceedings of the 24th Asia and South Pacific Design Automation Conference, 2019, p.627-632

New York, NY, USA: ACM

Full text available

10
A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns
Material Type:
Conference Proceeding
Add to e-Shelf

A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns

Rolíndez, Luis ; Mir, Salvador ; Prenat, Guillaume ; Bounceur, Ahcène

Proceedings of the conference on Design, automation and test in Europe - Volume 1, 2004, p.10706-10706

Washington, DC, USA: IEEE Computer Society

Full text available

Results 1 2 3 4 5 next page

Personalize your results

  1. Edit

Refine Search Results

Expand My Results

  1.   

Show only

  1. Peer-reviewed Journals (31,867)

Refine My Results

Resource Type 

  1. Conference Proceedings  (142,100)
  2. Articles  (40,228)
  3. magazinearticle  (12,345)
  4. Book Chapters  (370)
  5. Reviews  (123)
  6. Books  (36)
  7. Text Resources  (20)
  8. Web Resources  (2)
  9. Images  (1)
  10. More options open sub menu

Creation Date 

From To
  1. Before1967  (1,536)
  2. 1967To1980  (2,994)
  3. 1981To1994  (16,248)
  4. 1995To2009  (71,595)
  5. After 2009  (104,077)
  6. More options open sub menu

Language 

  1. English  (195,216)
  2. Japanese  (7,148)
  3. Portuguese  (81)
  4. French  (72)
  5. Norwegian  (18)
  6. Spanish  (7)
  7. Chinese  (1)
  8. More options open sub menu

Searching Remote Databases, Please Wait

  • Searching for
  • inscope:(USP_VIDEOS),scope:("PRIMO"),scope:(USP_FISICO),scope:(USP_EREVISTAS),scope:(USP),scope:(USP_EBOOKS),scope:(USP_PRODUCAO),primo_central_multiple_fe
  • Show me what you have so far