Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Precision- and Accuracy-Reconfigurable Processor Architectures-An OverviewBrand, Marcel ; Hannig, Frank ; Keszocze, Oliver ; Teich, JurgenIEEE transactions on circuits and systems. II, Express briefs, 2022-06, Vol.69 (6), p.2661-2666 [Periódico revisado por pares]New York: IEEETexto completo disponível |
2 |
Material Type: Tese de Doutorado
|
![]() |
Arquitetura modular de processador multicore, flexível, segura e tolerante a falhas, para sistemas embarcados ciberfísicos.Penteado, Cesar GiacominiBiblioteca Digital de Teses e Dissertações da USP; Universidade de São Paulo; Escola Politécnica 2010-12-08Acesso online. A biblioteca também possui exemplares impressos. |
3 |
Material Type: Livro
|
![]() |
Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOSDeprettere, Ed F ; Vassiliadis, Stamatis Deprettere, Ed F ; Vassiliadis, Stamatis ; Vassiliadis, Stamatis ; Deprettere, Ed F. ; Teich, JürgenBerlin, Heidelberg: Springer Nature 2003Texto completo disponível |
4 |
Material Type: Livro
|
![]() |
DSP processor fundamentals architectures and featuresPhil Lapsley 1965-New York IEEE Press c1997Localização: EPELM - Esc. Politécnica-Bib Eng Elet., Mec. e Naval (004.932 D849 ) e outros locais(Acessar) |
5 |
Material Type: Livro
|
![]() |
Processor ArchitectureŠilc Borut Robč; Borut Robic; Theo UngererSpringer Berlin Heidelberg 1999Acesso online |
6 |
Material Type: Artigo
|
![]() |
Scalable and Unified Digit-Serial Processor Array Architecture for Multiplication and Inversion Over GF( 2^ )Ibrahim, Atef ; Gebali, FayezIEEE transactions on circuits and systems. I, Regular papers, 2017-11, Vol.64 (11), p.2894-2906 [Periódico revisado por pares]New York: IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
A DNN-Based Low Power ECG Co-Processor Architecture to Classify Cardiac Arrhythmia for Wearable DevicesJanveja, Meenali ; Parmar, Rushik ; Tantuway, Mayank ; Trivedi, GauravIEEE transactions on circuits and systems. II, Express briefs, 2022-04, Vol.69 (4), p.2281-2285 [Periódico revisado por pares]New York: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
Smartphone processor architecture, operations, and functions: current state-of-the-art and future outlook: energy performance trade-off: Energy–performance trade-off for smartphone processorsGinny ; Kumar, Chiranjeev ; Naik, KshirasagarThe Journal of supercomputing, 2021-02, Vol.77 (2), p.1377-1454 [Periódico revisado por pares]New York: Springer USTexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
A High-Performance Scalable Shared-Memory SVD Processor Architecture Based on Jacobi Algorithm and Batcher's Sorting NetworkShahshahani, Seyed Mohamad Reza ; Mahdiani, Hamid RezaIEEE transactions on circuits and systems. I, Regular papers, 2020-06, Vol.67 (6), p.1912-1924 [Periódico revisado por pares]New York: IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
An efficient control flow validation method using redundant computing capacity of dual-processor architectureWang, Qingran ; Guo, Wei ; Wei, Jizeng Wang, HuaPloS one, 2018-08, Vol.13 (8), p.e0201127-e0201127 [Periódico revisado por pares]United States: Public Library of ScienceTexto completo disponível |