Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scalingChabini, N. ; Wolf, W.IEEE transactions on very large scale integration (VLSI) systems, 2004-06, Vol.12 (6), p.573-589 [Periódico revisado por pares]Piscataway, NJ: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraintsChabini, N. ; Wolf, W.IEEE transactions on very large scale integration (VLSI) systems, 2005-10, Vol.13 (10), p.1113-1126 [Periódico revisado por pares]Piscataway, NJ: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic BiochipsLin, Cliff Chiung-Yu ; Yao-Wen ChangIEEE transactions on computer-aided design of integrated circuits and systems, 2011-06, Vol.30 (6), p.817-828 [Periódico revisado por pares]New York: IEEETexto completo disponível |
4 |
Material Type: Ata de Congresso
|
![]() |
Performance-Effective Compaction of Standard-Cell Libraries for Digital DesignRicci, Andrea ; De Munari, Ilaria ; Ciampolini, Paolo2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2009, p.315-322IEEETexto completo disponível |
5 |
Material Type: Ata de Congresso
|
![]() |
IIR digital filter design via orthogonal projection of singular perturbational model reductionFang, Wang ; Kwan, Hon Keung2008 IEEE International Symposium on Circuits and Systems, 2008, p.1132-1135IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
Design Automation for Digital SystemsvanCleemput, W M ; Ofek, HComputer (Long Beach, Calif.), 1984-10, Vol.17 (10), p.114-122 [Periódico revisado por pares]IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
Partitioning and pipelining for performance-constrained hardware/software systemsBakshi, S. ; Gajski, D.D.IEEE transactions on very large scale integration (VLSI) systems, 1999-12, Vol.7 (4), p.419-432 [Periódico revisado por pares]Piscataway, NJ: IEEETexto completo disponível |
8 |
Material Type: Ata de Congresso
|
![]() |
VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizersJaniszewski, I. ; Hoppe, B. ; Meuth, H.Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), 2001, p.573-578IEEETexto completo disponível |
9 |
Material Type: Ata de Congresso
|
![]() |
Efficient timing closure without timing driven placement and routingVujkovic, Miodrag ; Wadkins, David ; Swartz, Bill ; Sechen, CarlAnnual ACM IEEE Design Automation Conference: Proceedings of the 41st annual conference on Design automation; 07-11 June 2004, 2004, p.268-273New York, NY, USA: ACMTexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic BiochipsRoy, Sudip ; Bhattacharya, Bhargab B ; Chakrabarty, KrishnenduIEEE transactions on computer-aided design of integrated circuits and systems, 2010-11, Vol.29 (11), p.1696-1708 [Periódico revisado por pares]New York: IEEETexto completo disponível |