skip to main content
Primo Advanced Search
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search Query Term
Primo Advanced Search prefilters
Resultados 1 2 3 4 5 next page
Mostrar Somente
Refinado por: Base de dados/Biblioteca: ACM Digital Library remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
0 to 50 in 4 years: CUIS at Boeing
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

0 to 50 in 4 years: CUIS at Boeing

Neher, Kevin ; Worsech, Randy

CHI '97 Extended Abstracts on Human Factors in Computing Systems, 1997, p.85-86

New York, NY, USA: ACM

Texto completo disponível

2
0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI
Material Type:
Artigo
Adicionar ao Meu Espaço

0.18 μm CMOS proess high-sensitivity optially reonfgurable gatearray VLSI

Watanabe, Takahiro ; Watanabe, Minoru

Computer architecture news, 2012-12, Vol.40 (5), p.82-86

Texto completo disponível

3
0.18μm CMOS and beyond
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

0.18μm CMOS and beyond

Eaglesham, D. J. Irwin, Mary Jane

Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 1999, p.703-708

New York, NY, USA: ACM

Texto completo disponível

4
0.5 V CMOS logic delivering 200 million 88 bit multiplications/s at less than 100 fj based on a 50nm T-gate SOI technology
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

0.5 V CMOS logic delivering 200 million 88 bit multiplications/s at less than 100 fj based on a 50nm T-gate SOI technology

Dudek, Volker ; Grube, Reinhard ; Höfflinger, Bernd ; Schau, Michael

International Symposium on Low Power Electronics and Design: Proceedings of the 1998 international symposium on Low power electronics and design; 10-12 Aug. 1998, 1998, p.103-105

New York, NY, USA: ACM

Texto completo disponível

5
0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM

Nakata, Yohei ; Okumura, Shunsuke ; Kawaguchi, Hiroshi ; Yoshimoto, Masahiko

2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), 2010, p.219-224

New York, NY, USA: ACM

Texto completo disponível

6
0.5V ±1.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

0.5V ±1.5V VHF CMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme

Li, Simon C. ; Cha, Jimmy C.

International Symposium on Low Power Electronics and Design: Proceedings of the 2002 international symposium on Low power electronics and design; 12-14 Aug. 2002, 2002, p.227-232

New York, NY, USA: ACM

Texto completo disponível

7
A 0.13μm CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivity
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A 0.13μm CMOS 10 Gb/s current-mode class AB serial link transmitter with low supply voltage sensitivity

Li, Minghai ; Yuan, Fei

Proceedings of the 16th ACM Great Lakes symposium on VLSI, 2006, p.63-66

New York, NY, USA: ACM

Texto completo disponível

8
A 0.16pJ/bit recurrent neural network based PUF for enhanced machine learning attack resistance
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A 0.16pJ/bit recurrent neural network based PUF for enhanced machine learning attack resistance

Shah, Nimesh ; Alam, Manaar ; Sahoo, Durga Prasad ; Mukhopadhyay, Debdeep ; Basu, Arindam

Proceedings of the 24th Asia and South Pacific Design Automation Conference, 2019, p.627-632

New York, NY, USA: ACM

Texto completo disponível

9
A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A 0.18 µm CMOS Implementation of On-chip Analogue Test Signal Generation from Digital Test Patterns

Rolíndez, Luis ; Mir, Salvador ; Prenat, Guillaume ; Bounceur, Ahcène

Proceedings of the conference on Design, automation and test in Europe - Volume 1, 2004, p.10706-10706

Washington, DC, USA: IEEE Computer Society

Texto completo disponível

10
A 0.24pJ/bit, 16Gbps OOK Transmitter Circuit in 45-nm CMOS for Inter and Intra-Chip Wireless Interconnects
Material Type:
Ata de Congresso
Adicionar ao Meu Espaço

A 0.24pJ/bit, 16Gbps OOK Transmitter Circuit in 45-nm CMOS for Inter and Intra-Chip Wireless Interconnects

Shinde, Tanmay ; Subramaniam, Suryanarayanan ; Deshmukh, Padmanabh ; Ahmed, M Meraj ; Indovina, Mark ; Ganguly, Amlan

Proceedings of the 2018 Great Lakes Symposium on VLSI, 2018, p.69-74

New York, NY, USA: ACM

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Mostrar Somente

  1. Revistas revisadas por pares (31.997)

Refinar Meus Resultados

Tipo de Recurso 

  1. Anais de Congresso  (143.276)
  2. Artigos  (40.391)
  3. magazinearticle  (12.448)
  4. Book Chapters  (377)
  5. Resenhas  (124)
  6. Livros  (36)
  7. Recursos Textuais  (20)
  8. Web Resources  (2)
  9. Imagens  (1)
  10. Mais opções open sub menu

Data de Publicação 

De até
  1. Antes de1967  (1.542)
  2. 1967Até1980  (3.015)
  3. 1981Até1994  (16.334)
  4. 1995Até2009  (72.096)
  5. Após 2009  (104.933)
  6. Mais opções open sub menu

Idioma 

  1. Inglês  (196.666)
  2. Japonês  (7.222)
  3. Português  (83)
  4. Francês  (70)
  5. Norueguês  (19)
  6. Espanhol  (7)
  7. Chinês  (1)
  8. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.