skip to main content
Resultados 1 2 3 4 5 next page
Refinado por: Base de dados/Biblioteca: ANTE: Abstracts in New Technology & Engineering remover Nome da Publicação: Microprocessors And Microsystems remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
Evaluation of low power consumption network on chip routing architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Evaluation of low power consumption network on chip routing architecture

T S, Arulananth ; M, Baskar ; S M, Udhaya Sankar ; Thiagarajan, R. ; G, Arul Dalton ; Rajeshwari, Pasupuleti Raja ; Kumar, Aruru Sai ; A, Suresh

Microprocessors and microsystems, 2021-04, Vol.82, p.103809, Article 103809 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

2
High throughput unified architecture of LEA algorithm for image encryption
Material Type:
Artigo
Adicionar ao Meu Espaço

High throughput unified architecture of LEA algorithm for image encryption

Mishra, Zeesha ; Nath, Pallab Kumar ; Acharya, Bibhudendra

Microprocessors and microsystems, 2020-10, Vol.78, p.103214, Article 103214 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

3
Floating accumulator architecture
Material Type:
Artigo
Adicionar ao Meu Espaço

Floating accumulator architecture

Hwang, Yuan-Shin ; Hsu, Wei-Che

Microprocessors and microsystems, 2017-06, Vol.51, p.8-17 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

4
Enhancing image processing architecture using deep learning for embedded vision systems
Material Type:
Artigo
Adicionar ao Meu Espaço

Enhancing image processing architecture using deep learning for embedded vision systems

Udendhran, R. ; Balamurugan, M. ; Suresh, A. ; Varatharajan, R.

Microprocessors and microsystems, 2020-07, Vol.76, p.103094, Article 103094 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

5
An area-efficient architecture for finite field inversion over GF(2m) using polynomial basis
Material Type:
Artigo
Adicionar ao Meu Espaço

An area-efficient architecture for finite field inversion over GF(2m) using polynomial basis

Nadikuda, Pradeep Kumar Goud ; Boppana, Lakshmi

Microprocessors and microsystems, 2022-03, Vol.89, p.104439, Article 104439 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

6
Street architecture landscape design based on Wireless Internet of Things and GIS system
Material Type:
Artigo
Adicionar ao Meu Espaço

Street architecture landscape design based on Wireless Internet of Things and GIS system

Kang, Lin

Microprocessors and microsystems, 2021-02, Vol.80, p.1 [Periódico revisado por pares]

Kidlington: Elsevier BV

Texto completo disponível

7
An area-time efficient point-multiplication architecture for ECC over GF(2m) using polynomial basis
Material Type:
Artigo
Adicionar ao Meu Espaço

An area-time efficient point-multiplication architecture for ECC over GF(2m) using polynomial basis

Nadikuda, Pradeep Kumar Goud ; Boppana, Lakshmi

Microprocessors and microsystems, 2022-06, Vol.91, p.104525, Article 104525 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

8
Single-channel-based automatic drowsiness detection architecture with a reduced number of EEG features
Material Type:
Artigo
Adicionar ao Meu Espaço

Single-channel-based automatic drowsiness detection architecture with a reduced number of EEG features

Belakhdar, Ibtissem ; Kaaniche, Walid ; Djemal, Ridha ; Ouni, Bouraoui

Microprocessors and microsystems, 2018-04, Vol.58, p.13-23 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

9
A fast and scalable architecture to run convolutional neural networks in low density FPGAs
Material Type:
Artigo
Adicionar ao Meu Espaço

A fast and scalable architecture to run convolutional neural networks in low density FPGAs

Véstias, Mário P. ; Duarte, Rui P. ; de Sousa, José T. ; Neto, Horácio C.

Microprocessors and microsystems, 2020-09, Vol.77, p.103136, Article 103136 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

10
An α-factor architecture for RS decoder implemented on 90 nm CMOS technology for computer computing applications devices
Material Type:
Artigo
Adicionar ao Meu Espaço

An α-factor architecture for RS decoder implemented on 90 nm CMOS technology for computer computing applications devices

Mageswari, N. ; Mahadevan, K. ; Kumar, R. Mohan

Microprocessors and microsystems, 2019-11, Vol.71, p.102855, Article 102855 [Periódico revisado por pares]

Kidlington: Elsevier B.V

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Data de Publicação 

De até
  1. Antes de1987  (264)
  2. 1987Até1994  (336)
  3. 1995Até2002  (317)
  4. 2003Até2011  (382)
  5. Após 2011  (1.655)
  6. Mais opções open sub menu

Buscando em bases de dados remotas. Favor aguardar.