Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Standard
|
![]() |
IEEE Standard for Learning Technology--ECMAScript Application - Programming Interface for Content to Runtime Services CommunicationIEEE Std 1484.11.2-2020 (Revision of IEEE Std 1148.11.2-2003), 2021, p.1-39IEEETexto completo disponível |
2 |
Material Type: Standard
|
![]() |
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification LanguageIEEE Std 1800-2017 (Revision of IEEE Std 1800-2012), 2018, p.1-1315IEEETexto completo disponível |
3 |
Material Type: Standard
|
![]() |
IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450-1999) for Test Flow SpecificationIEEE Std 1450.4-2017, 2018, p.1-190IEEETexto completo disponível |
4 |
Material Type: Standard
|
![]() |
IEEE Standard for the Functional Verification Language eIEEE Std 1647-2016 (Revision of IEEE Std 1647-2011), 2017, p.1-558IEEETexto completo disponível |
5 |
Material Type: Standard
|
![]() |
IEEE Standard for the Functional Verification Language e - RedlineIEEE Std 1647-2016 (Revision of IEEE Std 1647-2011) - Redline, 2017, p.1-886IEEETexto completo disponível |
6 |
Material Type: Standard
|
![]() |
IEEE Standard for Memory Modeling in Core Test LanguageIEEE Std 1450.6.2-2014, 2014, p.1-74IEEETexto completo disponível |
7 |
Material Type: Standard
|
![]() |
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification LanguageIEEE Std 1800-2012 (Revision of IEEE Std 1800-2009), 2013, p.1-1315IEEETexto completo disponível |
8 |
Material Type: Standard
|
![]() |
IEEE Standard for Standard SystemC Language Reference ManualIEEE Std 1666-2011 (Revision of IEEE Std 1666-2005), 2012, p.1-638IEEETexto completo disponível |
9 |
Material Type: Standard
|
![]() |
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language - RedlineIEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline, 2009, p.1-1346IEEETexto completo disponível |
10 |
Material Type: Standard
|
![]() |
IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language - RedlineIEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline, 2009, p.1-1346IEEETexto completo disponível |