skip to main content
Resultados 1 2 3 4 5 next page
Refinado por: Base de dados/Biblioteca: IEEE Electronic Library (IEL) Journals remover Nome da Publicação: Ieee Transactions On Very Large Scale Integration remover
Result Number Material Type Add to My Shelf Action Record Details and Options
1
In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands
Material Type:
Artigo
Adicionar ao Meu Espaço

In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands

Lin, Zhiting ; Zhan, Honglan ; Li, Xuan ; Peng, Chunyu ; Lu, Wenjuan ; Wu, Xiulong ; Chen, Junning

IEEE transactions on very large scale integration (VLSI) systems, 2020-05, Vol.28 (5), p.1316-1320 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

2
Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory
Material Type:
Artigo
Adicionar ao Meu Espaço

Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory

Jingtong Hu ; Xue, C. J. ; Qingfeng Zhuge ; Wei-Che Tseng ; Sha, E. H.

IEEE transactions on very large scale integration (VLSI) systems, 2013-06, Vol.21 (6), p.1094-1102 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

3
Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory
Material Type:
Artigo
Adicionar ao Meu Espaço

Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory

Chen, Yuzong ; Lu, Lu ; Kim, Bongjin ; Kim, Tony Tae-Hyoung

IEEE transactions on very large scale integration (VLSI) systems, 2020-12, Vol.28 (12), p.2636-2649 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

4
Resource-Efficient SRAM-Based Ternary Content Addressable Memory
Material Type:
Artigo
Adicionar ao Meu Espaço

Resource-Efficient SRAM-Based Ternary Content Addressable Memory

Ahmed, Ali ; Kyungbae Park ; Sanghyeon Baeg

IEEE transactions on very large scale integration (VLSI) systems, 2017-04, Vol.25 (4), p.1583-1587 [Periódico revisado por pares]

IEEE

Texto completo disponível

5
Boosting NVDIMM Performance With a Lightweight Caching Algorithm
Material Type:
Artigo
Adicionar ao Meu Espaço

Boosting NVDIMM Performance With a Lightweight Caching Algorithm

Tsao, Che-Wei ; Chang, Yuan-Hao ; Kuo, Tei-Wei

IEEE transactions on very large scale integration (VLSI) systems, 2018-08, Vol.26 (8), p.1518-1530 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

6
Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates
Material Type:
Artigo
Adicionar ao Meu Espaço

Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates

Reuben, John ; Pechmann, Stefan

IEEE transactions on very large scale integration (VLSI) systems, 2021-06, Vol.29 (6), p.1108-1121 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

7
DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy
Material Type:
Artigo
Adicionar ao Meu Espaço

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy

Yarmand, Roohollah ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, Massoud

IEEE transactions on very large scale integration (VLSI) systems, 2020-01, Vol.28 (1), p.273-286 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

8
ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators
Material Type:
Artigo
Adicionar ao Meu Espaço

ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network Accelerators

Putra, Rachmad Vidya Wicaksana ; Hanif, Muhammad Abdullah ; Shafique, Muhammad

IEEE transactions on very large scale integration (VLSI) systems, 2021-04, Vol.29 (4), p.702-715 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível

9
Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines
Material Type:
Artigo
Adicionar ao Meu Espaço

Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines

Eshraghian, Kamran ; Kyoung-Rok Cho ; Kavehei, Omid ; Soon-Ku Kang ; Abbott, Derek ; Sung-Mo Steve Kang

IEEE transactions on very large scale integration (VLSI) systems, 2011-08, Vol.19 (8), p.1407-1417 [Periódico revisado por pares]

New York, NY: IEEE

Texto completo disponível

10
Computing in Memory With Spin-Transfer Torque Magnetic RAM
Material Type:
Artigo
Adicionar ao Meu Espaço

Computing in Memory With Spin-Transfer Torque Magnetic RAM

Jain, Shubham ; Ranjan, Ashish ; Roy, Kaushik ; Raghunathan, Anand

IEEE transactions on very large scale integration (VLSI) systems, 2018-03, Vol.26 (3), p.470-483 [Periódico revisado por pares]

IEEE

Texto completo disponível

Resultados 1 2 3 4 5 next page

Personalize Seus Resultados

  1. Editar

Refine Search Results

Expandir Meus Resultados

  1.   

Buscando em bases de dados remotas. Favor aguardar.