Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Ata de Congresso
|
![]() |
0.29-/spl mu/m/sup 2/ trench cell technologies for 1G-bit DRAMs with open/folded-bit-line layout and selective growth techniqueNoguchi, M. ; Ozaki, T. ; Aoki, M. ; Hamamoto, T. ; Habu, M. ; Kato, Y. ; Takigami, Y. ; Shibata, T. ; Nakasugi, T. ; Niiyama, H. ; Tokano, K. ; Saito, Y. ; Hoshi, T. ; Watanabe, S.1995 Symposium on VLSI Technology. Digest of Technical Papers, 1995, p.137-138IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
0.43 THz emission from high- T c superconducting emitters optimized at 77 KMinami, H ; Watanabe, C ; Kashiwagi, T ; Yamamoto, T ; Kadowaki, K ; Klemm, R AJournal of physics. Condensed matter, 2016-01, Vol.28 (2), p.25701 [Periódico revisado por pares]Texto completo disponível |
3 |
Material Type: Artigo
|
![]() |
0.43 THz emission from high-T sub(c) superconducting emitters optimized at 77 KMinami, H ; Watanabe, C ; Kashiwagi, T ; Yamamoto, T ; Kadowaki, K ; Klemm, R AJournal of physics. Condensed matter, 2016-01, Vol.28 (2) [Periódico revisado por pares]Texto completo disponível |
4 |
Material Type: Artigo
|
![]() |
0.43 THz emission from high-T(c) superconducting emitters optimized at 77 KMinami, H ; Watanabe, C ; Kashiwagi, T ; Yamamoto, T ; Kadowaki, K ; Klemm, R AJournal of physics. Condensed matter, 2016-01, Vol.28 (2), p.025701-025701 [Periódico revisado por pares]EnglandTexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
0.43 THz emission from high-Tc superconducting emitters optimized at 77 KMinami, H ; Watanabe, C ; Kashiwagi, T ; Yamamoto, T ; Kadowaki, K ; Klemm, R AJournal of physics. Condensed matter, 2015-12, Vol.28 (2) [Periódico revisado por pares]IOP PublishingTexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
0.5- mu m 2 M-transistor BiPNMOS channelless gate arrayHara, H. ; Sakurai, T. ; Noda, M. ; Nagamatsu, T. ; Seta, K. ; Momose, H. ; Niitsu, Y. ; Miyakawa, H. ; Watanabe, Y.IEEE journal of solid-state circuits, 1991-11, Vol.26 (11), p.1615-1620 [Periódico revisado por pares]IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
0.5-MU-M 3.3-V BICMOS STANDARD CELLS WITH 32-KILOBYTE CACHE AND 10-PORT REGISTER FILEHARA, H ; SAKURAI, T ; NAGAMATSU, T ; SETA, K ; MOMOSE, H ; NIITSU, Y ; MIYAKAWA, H ; MATSUDA, K ; WATANABE, Y ; SANO, F ; CHIBA, AIEEE journal of solid-state circuits, 1992-11, Vol.27 (11), p.1579-1584 [Periódico revisado por pares]NEW YORK: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
0.5- mu m 3.3-V BiCMOS standard cells with 32-kilobyte cache and ten-port register fileHara, H. ; Sakurai, T. ; Nagamatsu, T. ; Seta, K. ; Momose, H. ; Niitsu, Y. ; Miyakawa, H. ; Matsuda, K. ; Watanabe, Y. ; Sano, F. ; Chiba, A.IEEE journal of solid-state circuits, 1992-11, Vol.27 (11), p.1579-1584 [Periódico revisado por pares]IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
0.5-mu m 3.3-V BiCMOS standard cells with 32-kilobyte cache andten-port register fileHara, H ; Sakurai, T ; Nagamatsu, T ; Seta, K ; Momose, H ; Niitsu, Y ; Miyakawa, H ; Matsuda, K ; Watanabe, Y ; Sano, F ; Chiba, AIEEE journal of solid-state circuits, 1992-11, Vol.27 (11), p.1579-1584 [Periódico revisado por pares]Texto completo disponível |
10 |
Material Type: Ata de Congresso
|
![]() |
0.5 mu m BiCMOS standard-cell macros including 0.5 W 3 ns register file and 0.6 W 5 ns 32 kB cacheKara, H. ; Sakurai, T. ; Nagamatsu, T. ; Kobayashi, S. ; Seta, K. ; Momose, H. ; Niitsu, Y. ; Miyakawa, H. ; Kuroda, T. ; Matsuda, K. ; Watanabe, Y. ; Sano, F. ; Chiba, A.1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 1992, p.46-47IEEETexto completo disponível |